Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

DFT- how to improve the coverage?

Status
Not open for further replies.
J

jaanki

Newbie level 6
Joined
Sep 20, 2008
Messages
14
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,377
DFT- coverage

I am working on ATPG using cadence encounter test, getting low coverage for transition faults( at speed) . the tool reported the warnings but these warnings are not affecting the low coverage.
Can anyone help me how to dig further to find which part of the logic is not tested? how to improve the coverage
 

Re: DFT- coverage

jaanki said:
I am working on ATPG using cadence encounter test, getting low coverage for transition faults( at speed) . the tool reported the warnings but these warnings are not affecting the low coverage.
Can anyone help me how to dig further to find which part of the logic is not tested? how to improve the coverage
Click to expand...

Dump all the atpg untested faults and check, which module is having more faults then check whetehr the clock is propogating to that particular module properly or not.
What is the coverage number you are getting?

With BR,
Shail
 

in fact, for different design ,you should have different coverage goal!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top