Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Termination at source and Load

Status
Not open for further replies.

dmd4raj

Member level 4
Joined
Jun 23, 2008
Messages
69
Helped
11
Reputation
22
Reaction score
7
Trophy points
1,288
Activity points
1,722
Hi...
I have studied the termination techniques,and understood the reason for Series Termination(@source) and llel termination @Driver.My question is can i Terminate the trace at both ends to Match all impedances(Source,Trace and Load).

regards
Rajan.K
 

Yes, it's often done in RF and high frequency digital signal connection, but you get a divided voltage at the load then.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top