Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Tips for doing SSTl IO Layout

Status
Not open for further replies.
deepak242003

deepak242003

Full Member level 5
Joined
Dec 24, 2008
Messages
310
Helped
43
Reputation
86
Reaction score
18
Trophy points
1,298
Location
Banglore
Activity points
2,816
I am going to begin first ever IO layout...

Is there is any special point I should take care..??
Is it different that core analog layout.. any relevant document will be of great help...
 

io layout

it is a separate and very specific area of IC design. You have to solve beyond pure functionality design task an issues dealing with ESD and Latch-up protection. If it is a learning task, you have to concentrate on basics. Chances to implement robust I/O cell for first time I assume <30%.
Good books could help, e.g. Dabral/Maloney "Basic ESD and I/O Design", ... Also it is desirable to have a look at the layout samples from relatively free foundry's I/O libraries, say TSMC.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top