Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Edge Trigger JK Flip Flop

Status
Not open for further replies.
C

cincailo

Newbie level 6
Joined
Feb 14, 2009
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,375
edge triggered jk flip flop

As I know that JK flip flop is to avoid the ambiguous case in SR (NAND latch) where S=R=1 is ambiguous. But I can't see from the internal circuit for JK flip flop that it can avoid ambiguous case when J=K=1. It seems it also need to depend which is start feedback Q or !Q, then only will get the toggle output. What happen when J=K=1 when initially Q=1 and !Q=0?
 

edge trigger

Hi cincailo,

NOTE: the more you look into flip flops the more confusing will it become.

Though, this one's quite easy.

The basic diagram of a JK flip flop is as shown.

So whenever J=K=1 and
Q=1 and !Q=0 >>[Set condition]
then,
the lower AND gate has 1 i.e activated.
even k=1
therefore a reset pulse is applied.
Meanwhile since !Q was equal to 0
The upper AND gate is disabled.
Thus 0 is passed to S input.
Thus S=0 and R=1
Thus o/p is of that a reset RS F/F
i.e Q=0 and !Q=1>> [Reset condition]

Thus it has changed from SET to RESET condition. Hence it is called as toggle state. when both j=k=1.

Try the other way round. j=k=1 and Q=0 and !Q=1

30_1250607647.jpg
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top