Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to plot voltage vs time delay in ltspice?

Status
Not open for further replies.

vinay_r

Newbie level 3
Joined
Jul 26, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
www.edaboard.com

hi

i am trying to design a PFD for a PLL. i want to check if the PFD has a dead zone. so i swept the time delay (td) of one of the inputs to the PFD from 0 to T, where T is the time period of the pulse input. now i want to plot the up/down voltages vs the time delay (td). i am using LTspice. thanks in advance. here is my netlist file:

V1 COM 0 1.8
XM2 N001 RESET 0 0 NMOS l=.18u w=7.2u
XM1 COM RESET N002 COM PMOS w=28.8u l=.18u
XM3 N002 F1 N001 COM PMOS w=28.8u l=.18u
XM4 N004 N001 0 0 NMOS l=.18u w=21.6u
XM5 Qu F1 N004 0 NMOS l=.18u w=21.6u
XM6 COM N001 Qu COM PMOS w=21.6u l=.18u
V3 F1 0 PULSE(0 1.8 0 50p 50p 8n 16n)
V4 F2 0 PULSE(0 1.8 {td} 50p 50p 8n 16n)
XM10 N007 N005 0 0 NMOS l=.18u w=21.6u
XM11 Qd F2 N007 0 NMOS l=.18u w=21.6u
XM12 COM N005 Qd COM PMOS w=21.6u l=.18u
XM13 COM Qd N003 COM PMOS w=36u l=.18u
XM14 N003 Qu RESET COM PMOS w=36u l=.18u
XM15 RESET Qd 0 0 NMOS l=.18u w=9u
XM16 RESET Qu 0 0 NMOS l=.18u w=9u
XM18 DN Qd 0 0 NMOS l=.18u w=9u
XM20 COM Qd DN COM PMOS w=18u l=.18u
XM17 UP Qu 0 0 NMOS l=.18u w=9u
XM19 COM Qu UP COM PMOS w=18u l=.18u
XM7 N005 RESET 0 0 NMOS l=.18u w=7.2u
XM8 COM RESET N006 COM PMOS w=28.8u l=.18u
XM9 N006 F2 N005 COM PMOS w=28.8u l=.18u
.lib C:\Program Files\LTC\SwCADIII\lib\cmp\standard.mos
.tran 0 32n 16n
.step lin param td 0 16n 1n
.backanno
.end
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top