Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Frequency multiplier of PLL using verilog??

Status
Not open for further replies.
H

hhbaek

Newbie level 2
Joined
Apr 6, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,293
frequency multiplier verilog

Hi, there.

Have you guys ever developed the frequency multiplier for PLL using verilog?
Input is going to be FREF, then it should be multiplied by M.

Although we can see a divider easily, the multiplier cannot...
Anybody is there to help me for this? Thanks in advance.
 

verilog frequency multiplier

I guess, you're referring to a vendor specific hardware library?
 

digital frequency multiplier

Not really, I just named those by myself. the FREF means an input and M is just a multiplicand.
 

verilog code frequency multiplier

You can't build a PLL without respective dedicated hardware, particularly a VCO. It can't be described by Verilog, because it's an analog function.

Programmable logic devices as FPGA mostly have vendor specific PLL hardware blocks and specific libraries to configure them.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top