Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do I prove the spec for column-parallel single slope ADC

Status
Not open for further replies.

hyuugapatik

Newbie level 4
Joined
Dec 14, 2008
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,314
column adc

Hi guys,

I am currently designing a column parallel single slope ADC for a CMOS image sensor.

I have done the DC, AC and Transient analysis. I am aware that I need to do .fft to determine the SNR and ENOB.

Are there any other simulations that I may have missed? Appreciate all the help I can get. Thank you all!

hyuuga_patik[/img]
 

single slope adc

You need to run Monte Carlo simulations to make sure variations between the different ADC channels are low. Otherwise you risk column fixed pattern noise in the images which is very bad.
 

Re: How do I prove the spec for column-parallel single slope

hi leili,

thanks for sharing!.. i will try that as soon as i am done with my fft sim

hyuugapatik
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top