Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Question about the nature of I2S protocol

Status
Not open for further replies.
T

tonymontana

Newbie level 1
Joined
Jun 13, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
ankara
Activity points
1,287
I designed I2S transmitter in VHDL to control AD1939 codec. My question is that;
Is it possible to hold DAC output in certain level such as 2 volts, while disabling bit clock signal or I2S protocol works only continuous mode? I mean that if i want to hold dac output level in certain voltage level
*i should send same data over and over again or
* i have choice to stop data transmission by disabling bit clock signal?

Best regards!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top