Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulating 741 Op Amp

Status
Not open for further replies.
E

ee01akk

Junior Member level 2
Joined
Nov 23, 2003
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
205
I am trying to simulate the op-amp schematic diagram for a 741 and plot a graph of Power Supply Rejection Ratio v frequency. It is defined as 20 *log( change in dc supply voltage/ change in input offset voltage). Does anyone know how to work this out on the Cadence/ PSpice simulator? Do the 2 differential input voltage sources need to be removed and set to ground in order to work out the offset?
I would be grateful for any advice you can give.
 

Hi,

I suggest to use AC (small signal) analysis to calculate PSRR.
Put Vdc power source with DC voltage=0, AC magnitude=1m (any value) in your power supplier.
Run AC analysis for desired frequency range.
Using calculator plot 20*lg(vf(power supply)/vf(input voltage)).

Regards,
Uladz55
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top