+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Newbie level 6
    Points: 892, Level: 6

    Join Date
    Apr 2008
    Posts
    12
    Helped
    0 / 0
    Points
    892
    Level
    6

    dc offset

    it is a two stage programmable amplifier, the core amp is an ota, inorder to cancel the dc offset, a feedback loop is adopted. however,
    traditional structre(in Razavi's book) can not be used here, because the loop circuit is very sensitive to load.

    can anyone give me some suggestion, thanks very much![/img]


    •   Alt8th July 2009, 10:43

      advertising

        
       

  2. #2
    Member level 5
    Points: 1,826, Level: 9

    Join Date
    Aug 2006
    Location
    shanghai
    Posts
    90
    Helped
    11 / 11
    Points
    1,826
    Level
    9

    dc offset problem

    I wander whether you drawed the schematic completely.
    I designed a fourth order filter with DC offset cancellation.the feedback block acts as a LPF to extract the dc signal of the output. And the BW of the LPF is very low.so the value of R and C is very large.
    For the main signal path,the load is only R. when you design the amplifier, This should not be a problem because the R is very large.



    •   Alt10th July 2009, 07:41

      advertising

        
       

  3. #3
    Newbie level 6
    Points: 1,613, Level: 9
    Achievements:
    7 years registered

    Join Date
    Oct 2007
    Posts
    13
    Helped
    0 / 0
    Points
    1,613
    Level
    9

    Re: dc offset problem

    Hi,
    I wonder why your loop circuit sensitive to load, it seems Sever loop DC-offset cancelling circuit will be okay in your case.



--[[ ]]--