cmos_vlsi
Newbie level 3
Impedance matching issue
I am having the following problem on my class-e amplifier design.
My S-Parameter analysis shows S11=1.004<-158.5 and S22<766.5u<137.4.
If I am correct that's Zin= -0.1034-9.49276i and Zout=49.94358+0.05182i proving that my output is matched to my 50Ω load.
The problem is that I can't figure out how to match my input to a 50Ω source. Using a simple L-match network, QL, RL are negative, Q, LT,CT imaginary and the L-match is not viable.
The method I am using is this one
http://www.circuitsage.com/matching/lowL.pdf
Any help please?
I am having the following problem on my class-e amplifier design.
My S-Parameter analysis shows S11=1.004<-158.5 and S22<766.5u<137.4.
If I am correct that's Zin= -0.1034-9.49276i and Zout=49.94358+0.05182i proving that my output is matched to my 50Ω load.
The problem is that I can't figure out how to match my input to a 50Ω source. Using a simple L-match network, QL, RL are negative, Q, LT,CT imaginary and the L-match is not viable.
The method I am using is this one
http://www.circuitsage.com/matching/lowL.pdf
Any help please?