Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Measuring Hi-Z in the circuit level

Status
Not open for further replies.
B

bwktim

Newbie level 2
Joined
Nov 16, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
hi-z circult

When the pMOS and nMOS in the inverter are turned off, the path from VDD to Ground exists with resistances, so the output of it is in the state of "High-Z" (High Impedance)

I know that both resistors in the pmos and nmos exist in the path of output. For the case of Hi-Z at the output port, what is the approximate voltage range of the high impedance of output? Please show me the simple example for measuring the Hi-Z output voltage?
 

I'm looking for a method to measure Hi-Z (high impedance) output. As you know, the voltage level for Hi-Z is indefinite and not specific one, depending on the connected circuits with the output of Hi-Z. It's better to show me a simple example with the logic cell, having the output of high impedance.
 

It's better to show me a simple example with the logic cell, having the output of high impedance.
Click to expand...
Show you what? Hi-Z can't be simply measured. You can detect it by probing the node with a weakly driven sequence of high and low level. Just think about it, you'll surely figure it out.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top