Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA Reading Sensor - need help with verilog or vhdl code

Status
Not open for further replies.
R

roddyalan

Junior Member level 1
Joined
May 15, 2009
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,407
FPGA Reading Sensor

Hi guys,

I want to feed 4 signals to a MUX (run on FPGA supplied clock), and then to a comparator, which feeds the 4 bits in series to an FPGA input. Will this work?

Can anyone advise me on how to go about making verilog or vhdl code for reading serial data - either SPI or otherwise.

Also, i need advice on synchronization techniques.

Thanks
AR
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top