Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to calculate acceptable noise level on ADC circuit?

Status
Not open for further replies.
D

damian_s

Member level 1
Joined
Aug 18, 2005
Messages
34
Helped
0
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Indonesia
Activity points
1,545
noise level calculation

Hi all,

i need to design a board that is using ADC 12 bit. I don't know how to calculate maximum level of noise on my board that is still acceptable for correct operational of my ADC.

Can anybody help me? Thx.
 

calculating acceptable overall noise

well it's all depend on the level of dynamic range you required in your design. Noise will always be there .
 

Can you explain it more clearly? By the way, this is my fist time dealing with ADC chip, so I'm kinda new with this stuff. Thanks.
 

The noise level of a 12 bit A2D will be 2^12 x the A2D ref voltage. 1/ 4096 x reference voltage
 

klystron
See the following:
**broken link removed**
Regards,
Kral
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top