Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need help (SoC Encounter generateLef error)

Status
Not open for further replies.
R

raceman

Newbie level 4
Joined
Mar 14, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,326
Hi all,

I am using cadence soc encounter 4.1 and I have the following problem:

I got a clf file generated by TSMC memory compiler,
while using the (generateLef) command in soc encounter to generate a .lef file, I got a warning and no lef files generated.

syntax:
generateLef -clfFile /ram/fft_dpram_ant.clf /ram/fft_dpram_ant.lef

this outputs:
**WARN: Must specify LEF file or Techfile

plz, can anyone help

thanks
 

I think you need to give the LEF generator a tech lef file which has the technology information.
You know SOC 4.1 is old at this time, right? Have you tried using Abstract?
 

It seems you wanna convert antenna part. If only antenna info, i think you can manually convert it.... or write some scripts to finish..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top