research235
Full Member level 6
DC compiler error
Dear all
I have some very basic error using design compiler. In the top level VHDL code library is defined. some thing like this
library ieee;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
library XXX;
use xxx.xxx.all;
I am trying to synthesis the Top level and using the following command include the library
define_design_lib "xxx"" -path ~/xxx
I have this error in the analyze log file.
[Error] xxx is not a primary unit of library xxx
any help is greatlt appreciated
best regard
Sig
Dear all
I have some very basic error using design compiler. In the top level VHDL code library is defined. some thing like this
library ieee;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;
library XXX;
use xxx.xxx.all;
I am trying to synthesis the Top level and using the following command include the library
define_design_lib "xxx"" -path ~/xxx
I have this error in the analyze log file.
[Error] xxx is not a primary unit of library xxx
any help is greatlt appreciated
best regard
Sig