Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
falsh locking happens when the delay line is too long or too short, where it goes 1 or more cycles ahead, and still can reach the lock status. don't know how to fix, might need very careful control at the beginning of locking operation, use a counter or something to limit your delayline range.
that's the problem of the conventional circuit..
that's also the very reason why conventional DLL operates only on a very narrow operating frequency range.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
