mr_byte31
Full Member level 5
hi all
i am making an FIR filter for practicing VHDL
what i need is :
work with fixed point like addition and mul
i use FPGA advantage 7.2 and i have xilinx 10.1 also
any suggestions??
i am making an FIR filter for practicing VHDL
what i need is :
work with fixed point like addition and mul
i use FPGA advantage 7.2 and i have xilinx 10.1 also
any suggestions??