Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to calculate jitter in cadence virtuso?

Status
Not open for further replies.
S

sitaram009

Newbie level 1
Joined
Dec 23, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
calculate jitter

im doing a low jitter PLL can any one suggest me .....
how to calculate jitter value or graph in cadence virtuso.?
 

how to calculate jitter

To simulate the total jitter you need to run the whole PLL loop for many cycles which might take weeks in some cases. The more practical approach is to take the obtain the individual phase noise curves of PFD-CP, VCO, Divider, LPF and the XO, know the transfer function, manipulate and get the total phase noise curve, integrate and get the jitter. If you need more ask with the details.
 

how to simulate jitter in cadence

saro_k_82 said:
To simulate the total jitter you need to run the whole PLL loop for many cycles which might take weeks in some cases. The more practical approach is to take the obtain the individual phase noise curves of PFD-CP, VCO, Divider, LPF and the XO, know the transfer function, manipulate and get the total phase noise curve, integrate and get the jitter. If you need more ask with the details.
Click to expand...

Whao ! Are you talking about the new SPECTRE RF PLL flow. I hear about this technique but require mmsim 7.1.
 

periodic steady state analysis cadence

Hi all,
I tried to follow the technique proposed by saro_k_82 for the PLL phase noise (PN)simulation. I didn't found any problem in the VCO phase noise simulation but when I tried to simulate the (PN) of the other components CP+Filter, PFD, Frequency divider I get this error:

Error found by spectre during periodic steady state analysis `pss'.
`V1' is a periodic input signal, which is inconsistent with autonomous circuits.

Analysis `pss' terminated prematurely due to error.

Error found by spectre.
PSS analysis must be executed before pnoise. Analysis skipped.

That's mainly due to the fact that I use vpulse source in order to generate the input signal for the CP, PFD ....

Could someone tell me how can I overcome this problem ?

Thanks in advance.
 

autonomous circuit jitter

VCO is an autonomous circuit meaning it does not require periodic sources to work. For others, you need to remove the check mark on the oscillator button in the PSS menu. Also you can have only one periodic source which is the primary clock for the entire circuit. For PFD-CP, get both the clock inputs from one source.
 

Re: how to calculate jitter

sir can we pls send me any tutorial of cadence spectre to simulate jitter for the pll.

My emaid is bibhuprasadp@gmail.com

Regards,
bibhu prasad panda
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top