Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

about phasenoise simulation of pll

Status
Not open for further replies.
K

kbksharma

Newbie level 6
Joined
Oct 3, 2008
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,343
is there is any possibility to see the total phase noise generated by the phase locked loop
in cadence spectrre
 

read $CDS_TOP_DIR/MMSIM/doc/spectreRFvol2/spectreRFvol2.pdf regarding noise-aware PLL design flow
 

freom where i can get that document please give me details of that
 

$CDS_TOP_DIR is the root directory of your cadence installation.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top