Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Sadegh.j,
Metastability is a condition in a logic device with memory, for example, a flip-flop. The condition arises when the input setup and/or hold times are not met. When the clock is applied, the delay from clock to output is undefined. It may take ordeers of magnitute times the specified dely for the device to switch. Or, the output might even oscillate betwen "0" and "1".
Regards,
Kral
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
