Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A question about executing NC-Sim Simulator.

Status
Not open for further replies.
H

huxuefeng

Newbie level 1
Joined
Jan 16, 2004
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,280
Activity points
16
ncprep verilog

How to create the cds.lib and hdl.var file before executing the NC-Sim simulator?
 

executing will in nc

First,make a directory use mkdir dir1
Second ,make cds.lib include "define dir1 path to you dir1"
third ,make hdl.var include "define work dir1"
enjoy!!!
 

ncsim ncprep

for beginners, try command ncverilog instead of ncsim, it will make all you needed files/dirs automaticly, include cds.lib and hdl.var
 

huxuefeng said:
How to create the cds.lib and hdl.var file before executing the NC-Sim simulator?
Click to expand...

Hi,huxuefeng
I like to use ncprep. You can use old verilog scipt to execute ncprep and it will generate hdl.var, cds.lib and a new simulation script, RUN_NC.
Good luck! 8)
 

this is for verilog guys .. anyone knows what about VHDL with NC-VHDL ? .. I guess it's different from Verilog ..
anyone knows the steps ?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top