Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Charge sharing is important phenomenon in dynamic circuits you can think of this as:
1. There is finite capacitance of output node(Say node A) in a ckt. , and thus charge is stored in it (Say digital 1 level is 1v).
2. For this circuit when evaluation phase of next stage is started this charge is re distributed between output node capacitance and next stage input capacitance.
This will make node A capacitance to go below 1 logic level (Say 0.6V).
You will get lot of material throgh google.
I hope I am clear enough
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
