Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

delay locked loop -the total delay of the delay line

Status
Not open for further replies.

taofeng

Advanced Member level 4
Joined
Mar 21, 2006
Messages
104
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
2,021
delay locked loop

Hi,
I have a question for delay locked loop. When a DLL is correctly locked, the total delay of the delay line should equal one period of the reference clock ? or it can be two or more reference clock cycles ?

regards,

Jef
 

delay locked loop

One period.
 

follow-up question here...

As I read some paper showing their results regarding DLL, they said that after 10 or 14 cycles the DLL is locked.

What is the reason, why it takes several cycles to locked the DLL?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top