Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA - How I use Lock & Unlock to DLL or PLL ?

Thread starter elsalvador
Start date Dec 28, 2008

Status: Not open for further replies.

Dec 28, 2008

#1

E

elsalvador

Member level 4

fpga dll

DLL or PLL in two frequency input.

How I use Lock & Unlock to DLL or PLL ?

plz help me.

Dec 28, 2008

#2

LvW

Advanced Member level 6

Re: FPGA DLL or PLL LOCK ?

elsalvador said:
DLL or PLL in two frequency input.
How I use Lock & Unlock to DLL or PLL ?
plz help me.

Yes - if I can. But what is the question you want me to answer ?

Status: Not open for further replies.

Similar threads

S
PLL implementation through FPGA
- Started by sushl
- Dec 6, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
AMD 7Series FPGA Configuration Debugging (INIT_B and DONE pins use)
- Started by dpaul
- Feb 23, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Z
I need some cheap Zynq FPGA Board.
- Started by Zerox100
- Feb 5, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
E
DSP slices in FPGA
- Started by engr_joni_ee
- Apr 3, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
R
problem of fpga
- Started by rllv24
- Mar 24, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top