Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

calculation of leakage power for 6T SRAM cell

Status
Not open for further replies.
M

M.Arulvani

Newbie level 3
Joined
Nov 30, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,300
Hi

I have designed a 8 bit register file using 6T SRAM cell in cadence spectre. I want to evaluate the leakage power for this circuit. can anyone tell how to resolve this problem
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top