Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

best way to realize Synchronized clock 16 freq divider?

Status
Not open for further replies.
P

purian

Member level 2
Joined
Mar 17, 2008
Messages
42
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
1,583
i am a newer at the digital circuit ,i just want to know which is the best way to realize Synchronized clock 16 freq divider ,also the circuit can work above 900MHz, and the delay is very small.

thanks！
 

purian said:
way to realize Synchronized clock 16 freq divider ,also the circuit can work above 900MHz, and the delay is very small.
Click to expand...

Simple way is 4 ffs!

But this also is according to your clock architecture definition.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top