Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

settling time of synthesizer

Status
Not open for further replies.

tctsai

Junior Member level 1
Joined
Jul 25, 2002
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
15
Would someone tell me
what's the relation among the settling time of synthesizer, carrier frequency and signal bandwith.
 

It depend on the synthesizer. Generally it uses PLL methods and so the time to change frequency is in round numbers 2 or 3 times the inverse of the PLL loop bandwidth.

For DDS type generators it is much less than one sine wave cycle time.
 

Tset=(2.5~3)/BW, BW is the bandwidth of PLL.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top