Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Where do we use latches and where do we use flip flops?

Status
Not open for further replies.
V

Vaibhav Singh

Newbie level 3
Joined
Oct 15, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,281
Activity points
1,311
Hi All
I have a question hope you guys can help
I know that a latch is level sensitive and a flip flop is edge sensitive
how do we decide which unit to use in which circuit
or where do we use latches and where do we use flip flops and why ??
 

latch vs flip-flop

You use which ever one matches your needs. They may both do.
 

latches vs flip flops

Hi Vaubhav,

This is a very basic question. A good googling or searching in Eda board itself you can find the solution.

Ideally usage of Flip flops are common in designs, but in some Asic designs latches are also used since they have the property of time borrowing. (To know about time borrowing just google).

In FPGA based designs, there is no latches, unless and untill you purposefully code that way. A good designer should always tries to avoid inferring of latches in his hdl code.

Hope it helps.

regards,
freak
 

latch versus flip flop

Hi,
i think that there are no "good" or "bad" designers... If you want to follow
the basic asic flow, then FFs are your choice. However, if you want to try
something more exotic ( asynchronous circuits, glitch filtering, borrowing
etc. ) then try latches. In any case learn to use both... Asynchronous
design is becoming more and more popular, so FFs are not a panacea...

Pavlos
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top