Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Cadence design of PMOS amp of 40dB at 100MHz

Status
Not open for further replies.
S

Srikant Rao

Newbie level 2
Joined
Oct 26, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
Cadence

Hello
I am having trouble with this question
Design a PMOS load common source amplifier to provide a gain of 40db and unity gain frequency of 100 MHz
I have tried a combination of gm/Id and hit and trial and am unable to meet both the constraints.
 

Cadence

Why do you think it is posible? 40 dB is too high gain for CS amplifier. Gain = gmi(r01+ r02) r01,r02 small signal resistance of input transistor and load. I think even you have very small current you can't achive 40dB
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top