Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Slow and Fast Input/Output SLEW

Status
Not open for further replies.
V

vikramc98406

Full Member level 1
Joined
Nov 30, 2007
Messages
97
Helped
8
Reputation
16
Reaction score
6
Trophy points
1,288
Activity points
1,939
Can any on tell me Advantages and disadvantages of,
Slow and Fast Input/Output SLEW.

As far as i know, Slow slew, makes the PMOS n NMOS of Inverter on for an long time, causing short circuit current.

what ould be the problem with fast slew and why SLEW has to be in Low and High limits?
 

Hi Vikram :

1. when slew is slow as u said there would a high current flowing from VDD to VSS for a long time causing an increase in power as well as it would slow down you cell and increase the delay of your cell as delay is a function of both input slew and output load

2. if the slew is very high there a sudden change in current this would make inductance effect dominant as e = -L di/dt and causing supply bounces.

Hope this answers ur query!!

Regards,
sai
 

kssai2000,

i understand when slew is high meaning,
o->1 or 1->0 takes long time,
by which more current is passing thru inverter(lets say)
by opening the PMOS and NMOS longtime.

I had a question whey they open up,
even after describing the above fact, they are not satisfied.

Do you have details on this.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top