Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to simulation switch Cap filter in hspice

Status
Not open for further replies.
A

andy2000a

Advanced Member level 2
Joined
Jul 18, 2001
Messages
597
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
5,298
Hi
switch Cap use clock for get equ_R valuse , and I simulation AC response by this method .. but if clock have gitter .. how to simulation it
in hspice ...

in .tran simulation we can monitor Switch_Cap and get a "resistor value"
but in .AC simulation can not use clock ...

thank you
 

Hi
A general class of sampled data problems can be formulated using the Z transform theory and simulated using HSPICE.

ynhe
 

There is some example about it in the second version of "CMOS Analog circuit design" written by Allen
 

can u help

hi andy,
i have designed one POR circuit.comparator has reset threshold of 50mv.
many company's POR datasheet has reset threshold hysterisis around 40mv-60mv.
actually power suplly(VDD) is bound to have around 100mv to 150mv noise even after putting decoupling capacitors at VDD pin in pcb board.which is accetable from the system design point of view.
does it mean that comparator output will keep toggling due to 150mv noise in VDD line because comparator is designed to have hysterisis less than 50mv.
so , POR logic will continously low even when VDD pin higher than threshold trip point level.
do you have answer for this.
plz give me personal id if u can.

best regards,
kamal.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top