Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to define vco gain,Kvco in the PLL loop analysis?

Status
Not open for further replies.
E

eejli

Advanced Member level 4
Joined
Mar 24, 2004
Messages
115
Helped
1
Reputation
2
Reaction score
2
Trophy points
1,298
Activity points
1,032
pll loop analysis

I am wondering how much Kvco is adequate in my vco design. How is it related to other important specifications of the vco such as phase noise, loop stability?

My second questions is for the traditional cross coupled LC vco, what is the vco gain formula in terms of tank L and C value and transistor parasitic cap value?

Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top