Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
@ sahana: It is a good practise to use Double Width Double Spacing (DWDS) routes in clock network. Double width nets are used to avoid electromigration and double spacing nets are used to avoid Crosstalk .
@ pavan: In Encounter you can specify non-default rule DWDS for clock tree synthesis.
Specify width and spacing double than that is given in LEF for each metal layer. Also check the name of layer in LEF it may METAL rather simply M. Paste it in a file. Use this file as PLUG for CTS.
It will use DWDS rule only for CTS.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.