Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

layout a small bias current

Status
Not open for further replies.

jojoyce

Newbie level 2
Joined
Mar 4, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
Hi all,

I am thinking using 2uA current as bias current in current mirror. Is there any potential risk and how can I do some improvement in the layout. Thanks

Jojoyce
 

That's OK
Mmaybe you should be careful not make the transistor work in the subthreshold region. and if the bias need to be established very quickly, then the transistor should not be two large, because it will make large parasitic capacitance.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top