Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Combinational feedback loop

Status
Not open for further replies.
J

Jyotshna_Sharma

Newbie level 4
Joined
Jun 2, 2007
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
combinational feedback

If any one can suggest me how to know the exact clock to pad delay through a combinational feedback loop.
]The feedback loop is not inferred but is purposly included.The tool that I am using is XST.
How to constrain So that I will get the delay.
 

combinational feedback loop

Combinational feedback circuits (latches) aren't well supported by most synthesis tools, but I don't know in special regarding the Xilinx tool. Some tools are using an option analyze combinational loops as synchronous circuit and calculate a maximum clock freuency for it. It would give a rough estimation of loop delay.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top