+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 4
    Points: 808, Level: 6

    Join Date
    Aug 2008
    Posts
    6
    Helped
    0 / 0
    Points
    808
    Level
    6

    pwm vhdl

    how to implement VHDL code for PWM with frequency 1kHz and duty cycle of 20%

    •   Alt10th August 2008, 15:55

      advertising

        
       

  2. #2
    FvM
    FvM is online now
    Super Moderator
    Points: 170,807, Level: 98
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    27,149
    Helped
    8416 / 8416
    Points
    170,807
    Level
    98

    vhdl pwm

    There are some points, that have to be considered before writing PWM code (respectively trying to copy some existing code):

    - the modulation scheme can be natural, regular symmetrical or regular asymmetrical sampling

    - PWM modulation input can be either relative (+/- 1 range) or absolute (requested output voltage). In the latter case, a bus voltage measurement has to be processed in the PWM generation. The method is particular useful for a multi-channel (3-phase or more) PWM.

    Generally, a ramp generator (mostly triangular), a comparator and optionally a sampler (for regular schemes) forms the PWM generator.


    1 members found this post helpful.

+ Post New Thread
Please login