Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

operating condition design compiler

Status
Not open for further replies.
N

naderi

Newbie level 6
Joined
May 2, 2008
Messages
13
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Location
Montreal, Canada
Activity points
1,392
multiple target library in design compiler

Hello all,

In Design Compiler, when I use "set_operating_conditions" with wc and bc libs, then "report_design" shows:

Library(s) Used:

CORE90GPLVT (File: ./SYNOPSYS/PR/CORE90GPLVT/LM/CORE90GPLVT_bc_1.10V_m40C.db)
CORX90GPLVT (File: ./SYNOPSYS/PR/CORX90GPLVT/LM/CORX90GPLVT_bc_1.10V_m40C.db)

It seems DC is using the the best case lib to synthesize. Is it the normal way of synthesize in DC?
Can someone tell me what might be wrong?

Also, I have three sort of libs (bc , nom, and wc) for my technology. which one of them should be set in the "target_library" and which one in "link_library"?

Thanks,
Ali
 

synopsys dc set operating condition

Target Library is the library, which you will use to 'map' your RTL onto. There can be multiple target libraries. where as link library is the library, which you may use to 'link' sub modules of your design such as ram/rom etc.
dc will use the operating conditions, from the target library.
you can set the oprating conditions by using set_operating_conditions command.
YOu can see the operating condition name by using
report_lib lib_name -operating_condition for example
report_lib tcb013ghpwc -operating_condition
Usually we use the 'wc' operating condition for synthesis, so that we get the netlist which is capable of working under worst conditions. But then it is up to you which one you want to use
Kr,
Avi
 

multiple set_operating_conditions

Hi Avimit,

If I use "set_operating_conditions", then I have to set both bc and wc libs in the "target_library" already. In this case, DC uses the bc lib for synthesis, which is not desired.

If "target_library" is set only by wc lib, then I cannot use "set_operating_conditions" with min/max libs, because the wc is not gievn in DC.

I am wondering how to deal with this issue.
Indeed, I just moved to DC from Cadence-BuildGates, where I used to give one tech. lib to the synthesizer and define operating condition with bc, nom, and wc.
How diferent is it in DC?

Thanks,
Ali
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top