Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Im doing synthesis in Synopsys DC using its library (default) and i want to go for soc encounter for place and route should the tech libraries should be same
What do you mean by "using its library (default)".
Is it a generic library or GTECH?
I hope it is not a generic library. Cause you can't use this lib to synthesize and layout your design.
You need a real tech lib, ex. tsmc or ami or others and you must use the same tech lib for synthesis and layout.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
