Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

The explanation of footprint usage in Synopsys timing lib

Status
Not open for further replies.
R

raju3295

Full Member level 4
Joined
Jan 4, 2007
Messages
205
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
2,376
footprint use in the lib

can any one explain me about the footprint in the standard cell synopsys timing library .lib
why they are used, i observed that they are same for all the stdcell with similar functionality
Please do post some related documents related to this
 

footprint use in the lib

They are the same for cells with the same function because it makes it easier for a physical synthesis tool to swap cells of the same function to meet timing and slew.

Without that the tool would have to verify the function of the cell each time it wanted to change the cell.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top