Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To calculate the maximum frequency of the digital circuit, you will use the following
formula.
tCLOCK = tCHQV + tPD(max) + tSETUP.
Here, in all FFs, normally tHOLD < tCHQV, means Clock to Q output delay includes the hold time. So we are not considering the hold time for calculating the max. frequency.
visit the following blog spot for more information.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
