Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Dynamic Load Line (Medium Power Amplifier)

Status
Not open for further replies.
F

fernetbranca

Junior Member level 2
Joined
Mar 15, 2008
Messages
20
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,281
Location
South America
Activity points
1,391
Hi,
In my amplifier design I've simulated the dynamic load lines at different input power levels, 0dBm and 10dBm (both at 4GHz).
My doubt is, with Pin=10dBm, the DLL obtained has a distorted shape at both ends and reaches more than 8V (Vds), beyond the Vds Absolute Maximum Rating that the FPD6836 datasheet says.
Does this mean that the amplifier will break?

Thanks
 

Well, it might be. I think there is another plot showing the maximum rating of the transistor. it will shade the area of safe region in the V-I curve.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top