Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Verilog floating point

Status
Not open for further replies.

BoTig

Newbie level 4
Joined
Nov 29, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
verilog float

Hi all,

I want to test my floating point adder in verilog. For this I need to generate bit vector from "real". The is function "$realtobits" but this creates 64 bit vector from real. My fp adder is single precision so I need 32 bit vector.
May be someone knows how to create 32 bit vector from verilog real variable?

Thank you very much.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top