Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to add non-ideals to charge pump PLL VerilogA model?

Status
Not open for further replies.
S

smelly

Newbie level 2
Joined
Mar 29, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
how to add the non-idealities (such as current mismatch, vco phase noise) to verilogA behavior model. who have some examples?
 

Charge pump PLL

Hi smelly,

What tool are you using ?
In the documentation of Dolphin Smash you can have a reply to your question.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top