Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes i got that ..but what i was wondering was is there any specific standards that we can follow while we set DRC for a project.Say like we have IPC standards..
is a tool to detect the violations in any layout design (PCB/IC/RFIC/MMIC/LTCC) and is very specific to Manufacturer or Foundry proces...
It is basically process constraints or limitrations we need to take care before going for fabrication....
The list of rules is supplied by the manufacturer or foundry or fabrication team
for example minimum spacing between the conductor traces, Vias dimensions, etc...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
