Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
usually for setup time violation you need to reduce the delay of the path leading to the FF D-Input with respect to the Clock .. while for the Hold time, you need to increase the output delay of the Q pin ..
you first can start with what the tool tells you on how to fix timing violations .. then go back to the RTL ..
hi,
basically timing violations will be checked before tapeout. if we have setup violation, you can reduce the frequency and make the chip to work with lesser frequency.
if we have hold violation, the chip will not work. hold violation is important to check during tapeout.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
