Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SOC Encounter -- simulation based power analysis

Status
Not open for further replies.

rain_181914

Junior Member level 2
Joined
Jan 3, 2008
Messages
22
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,436
encounter power analysis simulation based

I want to estimate power consumpton of standard cell (logic gate) in Encounter. and I use Simulation Based power analysis.

From rtl simulation in ncsim, dump .vcd file and load it into Encounter.
But in log file, only leakage power has a value, the values of switch power and internal power are zero.

I'm confused below log file from Encounter
----------------------------------
total id in vcd file : 2121
in module top valid id : 0
in module top invalid id : 0
----------------------------------

It seem that Encounter read every varible nets in .vcd file, and it is inconsistent to net in layout. But I use the same netlist in Simulation(generate vcd file) and APR.

There is not any error or warning in Encounter working, and it is also ok in running Statistical power analysis.

Is it mismatch in net naming between netlist and .vcd file ? Maybe not.

Everyone, pls help me. How to resolve this problem so that I can get all kinds of powers in Simulation Based power analysis
 

rtl vcd

I do not believe Encounter has the ability to map an RTL VCD to gates and still propagate the activity correctly. That is why you get leakage power only. As I mentioned to someone else before, PowerCentric from Azuro has the ability to do that.
 

total id in vcd file

in I/O Assignment file (encounter)what we have to write.
 

total id in vcd file: 0 encounter

I assigned the I/O (pin assignment), and loaded VDD source pad location to caculate simulation based power analysis.

need your help.
 

power analysis with vcd in encounter

The netlist changes between RTL and gate-level placed and routed design. So not all the nets referenced in your RTL activity file still exist in the gate-level placed design. The changes are caused by physical optimization during placement (and some more during routing). Only certain points in the netlist remain invariant (e.g.: the outputs of FFs).

To use an RTL-level activity file with a gate level netlist you need an activity propagation engine. As the other response indicated, I do not know if Cadence can do this but Azuro's PowerCentric can.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top