Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with designing quadrant analog multiplier in voltage mode

Status
Not open for further replies.

mohdiliyasmalik

Newbie level 5
Joined
Oct 8, 2007
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,346
hi
i m designin four quadrent analog multiplier. the topology which i choose is given in fig.
i designed symatic and the designed circuit give correct output for input dynamic range -1 V to 1V.
i designe the circuit in voltage mode. but one of my frnd say it is current mode circuit. and he say that this will not give correct out put when it is fabricated in chip. but i m unable to get his point.plz explain me why
this circuit will not work when fabricated in chipwhile at symatic level is working.and wat i will have to do to remove this problem.

thanxs
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top