Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with lvs netlist in Cadence as components are not identified

Status
Not open for further replies.

swaroopa

Junior Member level 1
Joined
Oct 11, 2006
Messages
18
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,415
Hi ,

The problem I am facing is strange.
I ve drawn a schematic for a simple inverter.I ve exported the cdl.When I try to look at the netlist, the components are not identified.
It is showing me just the following lines in my netlist
.subckt tmp VDD VSS IN OUT
.ends tmp

What could be the problem?

Kindly help me ASAP


Thanks & Regards.
 

Re: lvs netlist

Which tool are u used ?
 

Re: lvs netlist

cadence.
 

Re: lvs netlist

did it show " successed" message ?
 

Re: lvs netlist

yes.
everything went normally...
it has created a netlist also..just that it has not identified the componets.
 

Re: lvs netlist

Check whether the Technology Library is Attached to your Library or not..
 

Re: lvs netlist

do you want a flat or a heirarchial netlist?. if you want a flat netlist to see all the components you need to make sure the "flat" is checked.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top