Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Eddy current in ASITIC

Status
Not open for further replies.

Beardolphinaries

Member level 2
Joined
Aug 21, 2007
Messages
46
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,288
Activity points
1,583
Hi, did anyone encounter a problem in ASITIC when simulating the eddy current?
huge amount of 'round-off error', I don't know why. Even use the sample tek file provided on the ASITIC website.
Anyone can help

Thanks a lot.
 

If you change the setup to eddy=off, will the problem disappear?
 

can you post you inductor description file?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top